NO.856 PAGE 02/03

007

JAN 1 1 2006

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: DALE E. GULICK

Group Art Unit: 2137

Serial No.: 10/084,596

Examiner: J. Williams

Filed: FEBRUARY 27, 2002

Atty. Dkt. No.: 2000.051900

For: EMBEDDED PROCESSOR WITH

DIRECT CONNECTION OF SECURITY DEVICES FOR ENHANCED SECURITY

### DECLARATION UNDER 37 C.F.R. § 1.131 OF DALE E. GULICK

- 1. My name is Dale E. Gulick. I have personal knowledge of the facts stated herein.
- 2. I am currently employed with Advanced Micro Devices, Inc. in Austin, Texas. I am a named inventor on application Serial No. 10/084,596 entitled "Embedded Processor with Direct Connection of Security Devices for Enhanced Security."
- 3. Attached as Exhibit A is a copy of the invention disclosure form I prepared in Austin, Texas for the invention described in the above-referenced patent application. I prepared and signed the invention disclosure form on January 28, 2000, as indicated by the date adjacent my signature.
- 4. The attached invention disclosure form was provided with internal tracking number TT4033 by AMD's legal department, and it was sent to the law firm of Williams, Morgan & Amerson on or about May 12, 2000, with a request to prepare a United States patent application for the invention disclosed in the invention form.



6027807

5. I understand that willful false statements and the like so made are punishable by fine or imprisonment, or both, and may jeopardize the validity of the application or any patent

6. I declare under penalty of perjury that the foregoing is true and correct.

1/6/06 Date

issuing thereon.

01/06/2006 14:55

Dale E. Gulick

12MY2000

# BEST AVAILABLE COPY



2000.051900

RECEIVED

MAY 1 5 2000

WILLIAMS, MORGAN & AMERSON

J. MIKE AMERSON WILLIAMS, MORGAN & AMERSON 7676 HILLMONT, SUITE 250 HOUSTON, TX 77040

RE: Invention Disclosure TT4033

Entitled:

PC SYSTEM WITH AN EMBEDDED PROCESSOR WITH DIRECT CONNECTION OF SECURITY DEVICES TO THE EMBEDDED PROCESSOR FOR ENHANCED

Dear J. MIKE AMERSON:

Please prepare a US patent application for the subject invention disclosureand file the application in the USPTO within two months of this letter. A copy of theInvention Disclosure is enclosed.

Please follow the instructions set forth in AMD's DIRECTIONS TO OUTSIDE COUNSEL REGARDING PREPARATION AND PROSECUTION OF PATENT APPLICATIONS Version 1.0 dated May 1, 1996.

It is not necessary to prepare a PCT international application at this time. If one is later determined to be needed, AMD will so advise you.

If you have any questions or need additional information, please call me at 512-602-5964, or the responsible AMD Technology Law attorney, LOUIS A. RILEY at 512-602-2788.

Sincerely,

Samantha Cardona

**Paralegal** 

Technology Law Department

Enclosure

CC:

GULICK, DALE E. 61682 (TX)

# INVENTION DISCLOSURE D# 17/1033 AMD CONFIDENTIAL Received

In Texas:
Return to M/S 562
Call x55964 for assistance

In California: Return to M/S 68 Call x26542 for assistance

		Call X20042 for assistant	
INVENTION IDENTIFICA		BEST AVAILABLE	COPY
WORKING TITLE: PC 51578	M WITH AN E	MBEDDED PROCESSOR WITH DIRECT	
CONNECTION OF SECURITY OF	WICER TO THE	MABROOD PRICESSON FOR ENHANTED SELE	 v <i>d</i> 174
BRIEF DESCRIPTION AND/O	R SKETCH OF I	NVENTION (you may submit copies of ATTACHMENTS and describe below):	
Engineering Notebook No.	Page Market		
Engineering Protector 140.	Page Numbers:	Number of Drawings	
ADVANTAGES (Check all that  Lower Cost Simplifies Manufacturing Fewer Parts Simpler Construction New Function Improves Reliability New Technology Solves the following proble Other Advantages		Improves Linearity Improves Accuracy Higher Operating Speeds Improves Signal -to -Noise Rano Improves Efficiency Improves Wear Characteristics Designs Around Existing Patent	∑oc.,
GENERAL INFORMATION:			
TECHNOLOGY to which the inv	ention relates	CHIPSETS	
AMD PRODUCT or PROJECT N	AME invention we	ould be used in (if any) <b>ZPRAF</b> :	<u> </u>
Government Dept (Army, Air For PLEASE ESTIMATE:	ce, etc.) and Contra	ICI NO.	
Cost per unit \$ 1/2			
Sales potential \$ 500 pr.	per	5 years	_
Product life (Number of years) 1/2	- DERIMPTILE S		
Product/Process No.			

<u>`</u>	AMMICONFIDENTIAL
· LIST DATES OF:	•
First written description of invention / /	
First Drawing / /	BEST AVAILABLE COPY
First Oral Disclosure / / Disclosed to (name)	
First Disclosure (i.e. product announcement external present	lation, sampling.
offer for sale, etc.) / Specify	
Tron-Disciosate Agreement: / /	
Device First Completed: / /	
First Successful Test: / / Made by (Name)	Tested by (Name)
TOTATION PROTOTO PROTO	
Introduction of product using invention / /	
INVENTOR INFORMATION:	
Inventor Signature and Date Date Inventor's Printed Name	1/24/00
mventor's rimted Name //// E Gilling	
Employee #6/682 Extension 57.02 Home Telephone 26	3.7693 Citizenship 454
Home Address_1/7/5 ASTORIA OR AUSTIN	<b>ア</b> ょ フィフィア
Mailstop 535 Dept # 7952 Division Name PPD Supervisor	Name HEFE VP Name HEFE
Co I	
Co-Inventor's Printed Name	
Co-Inventor's Printed Name  Employee # Extension Home Telephone  Home Address	*
Home Address Extension Home Telephone	Citizenship
MailstopDept # Division Name Supervisor	
Division Name Supervisor	NameVP Name
Co-Inventor Signature and Data	
Co-Inventor Signature and Date Co-Inventor's Printed Name	
Employee # Extension Home Telephone	Citizenshin
I fiome Address	
MailstopDept # Division Name Supervisor	Name VP Name
If there are additional co-inventors, list on separate sheet	and check here
WITNESSED BY:	
I have read and understood this disclosure and read and signe	ed each many of the attachments:
Witness I Signature	Date
Printed Name and Employee #	Datt
Witness 2 Signature	
Printed Name and Employee #	
PATENT DEPARTMENT USE ONLY	
I have reviewed and understood this Invention Disclosure, an	d it (is) (is not) recommended to AMD for
review for patenting at this time. It should be given (high) (n	normal) (low) priority.
BY (Signature)	Date

PRINT NAME

Date \_

Employee Number

## Autonomous Management Processor (AMP) - IP

- 1) An IOH with an embedded ASF engine
  - a) Supports both master and slave mode
  - b) 8051-based ASF engine in the IOH (not on the NIC)

## BEST AVAILABLE COPY

- 2) Basic embedded 8051 architecture
  - a) IOH with embedded controller
  - b) Connection to an integrated Ethernet core
  - c) Modifications to the Ethernet core to route ASF messages to the ASF buffers
  - d) x86 -> 8051 communications structure, including interrupts
  - e) 8051 -> x86 communications structure, including interrupts
  - f) P&P configuration space for ASF
  - g) 8051 code stored in on-chip ROM, and shadowed from BIOS ROM into on-chip RAM also running directly out of BIOS ROM
  - h) 8051/IOH control of system RESET and power supply based on RMCP commands
  - I) Resources in RTC well, 8051 in suspend well
- 3) Use of the AMP for both ASF and ACPI functions
  - a) embedding a controller in the chipset that is ACPI chapter 13 compliant
  - b) Using the AMP for both functions
  - c) System with both general x86 -> 8051 interface and a chapter 13 compliant interface
  - d) 8051 calling SMI-based x86 routines
- 4) Watchdog Timer/ASF system state determination (interpreting WDT timeouts in the context of system status (various BIOS boot states, etc.)
- 5) Hardware interlock that prevents an RMCP Reset or power down or power cycle from happening when the CPU is not hung. Needs to be a write-once initialization option. Tied into the WDT.
- 6) Hanging a smart card reader off of the AMP. Also biometric input devices.
- 7) SMI trap on reset and power down commands. Receipt of the command causes an SMI with a vector in the SEM trap register. The SMI code executes the command if it determines it to be valid. It also sets a timer = 1 second +1 second, -0.001. If the timer expires before being reset by the SMI code reset can only happen from within SMM the command is executed by the AMP hardware.
- 8) 8051 code structure
  - a) Master control loop
  - b) Polling task
  - c) SMBus emulation task
  - d) ASF slave mode support
  - e) Incoming Push mode sensor messages on the SMBus
  - f) Address Resolution Protocol
  - g) Packet construction/decomposition
- 9) Embedded controller firmware structure with a hardware errant task termination mechanism
  - a) Hardware timer
  - b) All tasks having a clean-up and exit call
  - c) Makes errant tasks non-fatal
  - d) Task ID and sequence number